


TSV:PKG (Device) 변화에 따른 Test issue


11'th Nov, 2009


Various Applications

ADVANTEST.












- 2D interconnect:**
- Large form factor
 - Long lines/ shared bus



- SOC solution:**
- Reduced system size
 - Increased performance
 - Increased device cost



3D stack:



(Source: Zycube)

3D Stack


■ Wafer Stack

- Base on Wafer Fabrication & Wafer Bonding.
- Minimize interconnection length.
- Ultra fine-pitch interconnection.
- >Yield: depend on each wafer yield
- >Each wafer & Chip must be same size

■ Chip Stack

- Heterogeneous integration different wafer size & Die size

different substrate (Si vs GaAs)



1. Design Evaluation (Engineering Trial & setup)

- Design
 - Probe Card
 - Test Flow
 - Program

- Evaluation
- Test Condition

- Failure analysis
(Speed/Address/Current)

2. Mass Production Set-Up

- Correlation
- Capacity
- Specification Document
- Start-up

3. Efficiency & Improvement

1. Tool Design and Development support

- Design for Probe Card and optimization
- Proposal for cost effective card / board etc


2. Program Development

- Proposal for optimum redundancy routine (memory)
- Development for Wafer Test and final test
- Program conversion

3. Evaluation and Analysis

- Collection for evaluation data and report service
- Collection for Fmap/ bin data and report service

Design Evaluation




Design Evaluation


	Geometrical	Mechanical	Thermal	Electrical
IC		Low-K damage	Limited area for heat removal	High currents supplied
IC to interposer	Peripheral I/O pitch: to 20 nm Are-array pitch: to 50 nm	Optimal underfill material and spring-like interconnects for thermal expansion compatibility(3ppm/°C)	Heat conduction through underfill/flip-chip	Scaled flip-chip solder connections pose electromigration (EM) risk
Interposer	Compatible w/chip I/O:20-40 μm wiring density	Scaled micro-BGA for thermal expansion compatibility w/PCB	Improved thermal conductivity based on material	Low inductance, low resistance; capacitive decoupling required
Interposer to PCB	PCB Compatible Pitch:>500		Heat spread through solder joints	Large number power/ground solder balls required to limit EM
PCB		17ppm/°C	Through PCB is main heat path for low-/medium-power devices	

Mass Production set-up


KGD is necessary



1. Total Test at once ?




2. Test during the stacking process ?




Mass Production set-up


Narrow contact pitch and small bumps



1. Still use needle ?







2. ultra-low pressure ?




Mass Production set-up

Limit the drive capacity




Mass Production set-up

increasing the number of signal




1. Over 2000 signals/chip ?

how many pins?
both side contact ?



2. Parallel test for cost reduction ?

ex. 2000signal X 64 chip
=128000 contact



Thank You Very Much